Subscribe

Subscribe to our Newsletter and get informed about new publication regulary and special discounts for subscribers!

ILSHS > Volume 13 > A SystemC Cache Simulator for a Multiprocessor...
< Back to Volume

A SystemC Cache Simulator for a Multiprocessor Shared Memory System

Removed due to plagiarism

Full Text PDF

Abstract:

In this research we built a SystemC Level-1 data cache system in a distributed shared memory architectural environment, with each processor having its own local cache. Using a set of Fast-Fourier Transform and Random trace files we evaluated the cache performance, based on the number of cache hits/misses, of the caches using snooping and directory-based cache coherence protocols. A series of experiments were carried out, with the results of the experiments showing that the directory-based MOESI cache coherency protocol has a performance edge over the snooping Valid-Invalid cache coherency protocol.

Info:

Periodical:
International Letters of Social and Humanistic Sciences (Volume 13)
Pages:
75-87
DOI:
10.18052/www.scipress.com/ILSHS.13.75
Citation:
A. Mutanga "A SystemC Cache Simulator for a Multiprocessor Shared Memory System", International Letters of Social and Humanistic Sciences, Vol. 13, pp. 75-87, 2014
Online since:
Oct 2013
Authors:
Export:
Distribution: